Cart (Loading....) | Create Account
Close category search window

A 230 MHz Half Bit Level Pipelined Multiplier using True Single Phase Clocking

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Somasekhar, D. ; Indian Institute Science ; Visvanathan, V.

An 8 bit by 8 bit signed two's complement pipelined multiplier in 1.6μm N well CMOS, capable of throughputs of 230 million multiplications per second, is described. A half bit level pipelined architecture, and the use of true single phase clocked circuitry, are the key features of this design. Simulation studies indicate that the multiplier dissipates 540mW at 230M Hz. The chip complexity is 5176 transistors, and the area is 1.5mm x 1.4mm.

Published in:

VLSI Design, 1993. Proceedings. The Sixth International Conference on

Date of Conference:

3-6 Jan. 1993

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.