Efficient Technique to Reduce Gate Evaluations and Speed up Fault Simulation | IEEE Conference Publication | IEEE Xplore