State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits | IEEE Conference Publication | IEEE Xplore