By Topic

A workbench for computer architects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mitchell, C.L. ; Comput. Syst. Lab., Stanford Univ., CA, USA ; Flynn, M.

The authors present a high-level simulator that supports a top-down architectural analysis of embedded, custom applications. This tool characterizes more than 50 instruction-set variants and allows data such as instruction cached performance, data cache performance, register set size, and register allocation policy to be evaluated for all the architectures simultaneously. Designers also have more flexibility because they can trade off among high-level design constructs. Thus, they can evaluate relative performance before having to complete the machine specification at a lower level.<>

Published in:

Design & Test of Computers, IEEE  (Volume:5 ,  Issue: 1 )