Cart (Loading....) | Create Account
Close category search window
 

A high-voltage driving 60 GHz power amplifier with Psat of 13 dBm and PAE of 9.1% in 90 nm CMOS for IEEE 802.11ad communication systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jin-Fa Chang ; Analog Design Dept., RichWave Technol. Corp., Jhubei, Taiwan ; Yo-Sheng Lin ; Chien-Chin Wang

A high-voltage (3 V) driving 60 GHz power amplifier (PA) for direct-conversion transceiver using standard 90 nm CMOS technology is reported. The PA comprises two cascode stages with inductive load and low-impedance inter-stage matching, followed by a common-source output stage. To increase the saturated output power (Psat) and power-added efficiency (PAE), the output stage adopts a two-way power dividing and combining architecture. Instead of the area-consumed Wilkinson power divider and combiner, miniature low-loss LC power divider and combiner (IL=0.536 dB @60 GHz) are used. This in turn results in further Psat and PAE enhancement. The PA consumes 176.2 mW and achieves power gain (S21) of 17.9±3.7 dB, input-port input reflection coefficient (S11) of -5.8~ -7.3 dB, output-port input reflection coefficient (S22) of -10.4~ -26.3 dB, and reverse isolation (S12) of -56.4~ -81.7 dB for frequencies 50-60 GHz. In addition, for frequencies 50-60 GHz, the PA achieves output 1-dB compression point (OP1dB) of 6.6~7.8 dBm, Psat of 10.6~13 dBm and maximum PAE of 9.1%, one of the best PAE results ever reported for a 60 GHz CMOS PA. These results demonstrate the proposed PA architecture is very promising for 60-GHz short-range communication system applications.

Published in:

Electromagnetic Compatibility (EMC), 2013 IEEE International Symposium on

Date of Conference:

5-9 Aug. 2013

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.