By Topic

The test of time. Clock-cycle estimation and test challenges for future microprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fisher, P.D. ; Sematech, Austin, TX, USA ; Nesbitt, R.

Even with aggressive new technology, the complex high-performance processor will require special design techniques and architectures to take advantage of new interconnect and transistor technology. Microprocessor on-chip clock frequencies of multiple GHz are predicted for future generations. However, significant development is necessary in technology, manufacturing, and design CAD tools in order to achieve the performance, manufacturability, and reliability desired for these future products. Design must own the test function. The ability of test to continue supporting at-speed testing has reached physical limits as well as cost impacts that will make testing a very high design priority

Published in:

Circuits and Devices Magazine, IEEE  (Volume:14 ,  Issue: 2 )