By Topic

Primitive-level pipelining method on delay-insensitive model for RSFQ pulse-driven logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kameda, Y. ; Res. Center for Adv. Sci. & Technol., Tokyo Univ., Japan ; Polonsky, S. ; Maezawa, M. ; Nanya, T.

We present a primitive-level pipelining method in rapid single-flux-quantum (RSFQ) technology. In RSFQ circuits, binary information is represented by discrete voltage pulses unlike voltage levels in CMOS and related circuits. The method utilizes inherent storage capability in RSFQ primitives as pipeline registers. We propose a new RSFQ primitive that carries out a binary operation, holds the result, and controls the output. As the three tasks are performed in one primitive, it is expected to eliminate interconnect delays that are inevitable if three separate primitives are used. Data is transferred following a request-acknowledgment protocol in a delay-insensitive (DI) fashion. Due to delay insensitivity, high modularity is achieved. As examples, several adders and an array multiplier are designed on the DI model. We confirm the correctness of the circuit designs using a verification tool

Published in:

Advanced Research in Asynchronous Circuits and Systems, 1998. Proceedings. 1998 Fourth International Symposium on

Date of Conference:

30 Mar-2 Apr 1998