By Topic

A 1.3 V 1.04 GHz-1.30 GHz CMOS phase-locked loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
R. R. -B. Sheen ; Dept. of Electr. Eng., Nat. Chung Cheng Univ., Taiwan, China ; O. T. -C. Chen ; R. C. -H. Chang

A low-voltage and high-frequency phase-locked loop for clock generation has been developed. It consists of a phase detector, a charge pump, a loop filter, a voltage-control oscillator, and a frequency divider. In order to make our phase-locked loop operate at a low supply voltage, a new voltage-control resistor is designed to overcome a transistor's threshold voltage for a wide-range control in the voltage-control oscillator. With a high-frequency operation, the adequate loop gain of the phase-locked loop has been effectively addressed to achieve a stable locking process. The low-power and high-frequency circuit design schemes are also presented. The proposed phase-locked loop has been implemented by using the UMC 0.5 u double-poly double-metal CMOS technology with a die size of 200 μm×400 μm. The HSPICE simulation results show that the clocks from 1.04 GHz to 1.30 GHz can be generated at a supply voltage of 1.3 V. The jitter of the proposed phase-locked loop at 1.2 GHz is below 4 degrees. Its power consumption is around 5.3 mW. Therefore, our phase-locked loop can be widely used in low-power and high-frequency applications

Published in:

Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on  (Volume:1 )

Date of Conference:

3-6 Aug 1997