Cart (Loading....) | Create Account
Close category search window
 

Challenges in CMOS mixed-signal designs for analog circuit designers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Dowlatabadi, A.B. ; Enable Semicond. Inc., San Jose, CA, USA

Common issues of designing analog circuits in a CMOS mixed-signal environment are summarized. Effects of power supply noise and regulation, substrate noise, cross talk, and layout and floor planning are briefly discussed and a condensed description of proposed solutions are presented. In addition, process scalability for analog circuits built in a mixed-signal chip is reviewed. Design of analog circuits with ability to scale into different CMOS technologies are often neglected in a mixed-signal design which typically culminates in major modifications, or a complete design change for the analog blocks when a the process is changed

Published in:

Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on  (Volume:1 )

Date of Conference:

3-6 Aug 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.