Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A/D converter circuit and architecture design for high-speed data communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Murmann, B. ; Stanford Univ., Stanford, CA, USA

As modern electrical and optical communication systems transition toward advanced modulation schemes, there exists a pressing need for power efficient A/D converters operating at tens of gigasamples per second. Within this context, this tutorial will cover relevant circuit-and architecture-level design techniques for high-speed CMOS A/D converters. At the circuit level, we will discuss fundamental challenges in the design of track-and-hold circuits and voltage comparators, which will also include a review of clock jitter and metastability. At the architecture level, we consider tradeoffs in the design of time-interleaved SAR and flash converters as well as techniques for the estimation, system-level budgeting and calibration of circuit imperfections.

Published in:

Custom Integrated Circuits Conference (CICC), 2013 IEEE

Date of Conference:

22-25 Sept. 2013