Referenced Items are not available for this document.
The dynamic and short-circuit power consumption of a CMOS gate driving an LC transmission line as a limiting case of an RLC transmission line is investigated in this paper. Closed form solutions for the output voltage and short-circuit power of a CMOS gate driving an LC transmission line are presented These solutions agree with AS/X circuit simulations within 11% error for a wide range of transistor widths and line impedances. The ratio of the short-circuit to dynamic power is shown to be less than 7% for CMOS gates driving LC transmission lines where the line is matched or underdriven. The total power consumption is expected to decrease as inductance effects become more significant as compared to an RC dominated interconnect
Published in:
VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on
Date of Conference: 19-21 Feb 1998
- Page(s):
- 39 - 44
- Meeting Date :
- 19 Feb 1998-21 Feb 1998
- ISSN :
- 1066-1395
- Print ISBN:
- 0-8186-8409-7
- INSPEC Accession Number:
- 5965774
- Conference Location :
- Lafayette, LA
- Digital Object Identifier :
- 10.1109/GLSV.1998.665197
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
