By Topic

Chip scale packaging and redistribution

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Magill, P.A. ; Unitive Electron. Inc., Research Triangle Park, NC, USA ; Machon, W.C. ; Rinne, G.A. ; Mis, J.D.
more authors

Packaging of electronic components is in a transitional phase due to the relentless progress of transistor integration that is going on in the semiconductor environment. While all manufacturers may want to transition directly to flip chip, for a number of reasons, that may not always be possible. There are areas, in electronic manufacturing, that are under pressure to increase packaging density and reduce size and weight. For these products, solutions that allow manufacturers to operate in an environment that is familiar while additional infrastructure for full flip chip is being implemented are valuable. Packaging solutions of this type are referred to as chip scale packages. The use of redistributed lines in the solder provides for the smallest possible chip scale package. This particular methodology for producing a chip scale package meets all of the criteria established for evaluating the worthiness of a CSP and can be manufactured today at the lowest possible cost

Published in:

Advanced Packaging Materials, 1998. Proceedings. 1998 4th International Symposium on

Date of Conference:

15-18 Mar 1998