By Topic

A coverage driven test generation methodology using consistency algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

Coverage is a metric used to obtain information about execution of hardware description language (HDL) statements. Coverage helps to determine how well the input stimulus verifies the design under verification. Coverage directed test generation (CDTG) techniques analyze coverage results and adapt the input stimuli (for verification) generation process to improve the coverage. One of the important components of CDTG technique is the constraint solver. The CDTG constraint solvers require large amount of memory and time to generate solution. To overcome these limitations we propose a methodology based on consistency algorithm to attain faster coverage. In order to demonstrate the practical effectiveness of the methodology, we used it to test some benchmark constraint satisfaction problems (CSPs) and Xbar switch. The results show an increase in coverage along with a reduction in time required to generate the test cases.

Published in:

Quality Electronic Design (ASQED), 2013 5th Asia Symposium on

Date of Conference:

26-28 Aug. 2013