Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Transient analysis of diode switching circuits using asymptotic waveform evaluation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Beyene, W.T. ; Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA ; Schutt-Aine, J.E.

An efficient transient analysis of diode switching circuits using the asymptotic waveform evaluation (AWE) technique is presented. The method accurately simulates the excess carrier redistribution phenomenon in a diode junction using a reduced order model. The diode model is derived by directly solving the carrier continuity equations in an analogous manner to that of the AWE solution to transmission-line equations. The method efficiently calculates the poles and the residues of the diode model by recursively generating the moments of the carrier concentrations. It reduces the computational cost by an order of magnitude over that for Linvill's multisection model of ladder or lattice networks of many lumped elements used to model carrier diffusion and the recombination process. The pole-residue model is capable of providing an increasingly accurate approximation to the characteristics of a diode under all operating conditions. The diode recovery phenomenon is simulated for illustration, and the improved accuracy is verified by comparisons with results from conventional methods and published works

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:16 ,  Issue: 12 )