By Topic

High-throughput block-matching VLSI architecture with low memory bandwidth

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Seung Hyun Nam ; Semicond. Div., Daewoo Electron. Co., Seoul, South Korea ; Moon Key Lee

A full-search block-matching architecture which features high throughput, low data input lines, and low memory bandwidth is proposed. It reduces memory I/O requirements by the maximum reuse of search data using on-chip memory. It also promises a high throughput rate by the continuous calculation of all block distortions in a search area using two search data input flows without processing any invalid block distortion, and by the continuous process of the neighbored reference blocks removing the initialization period between blocks. The processor for -16/+15 search ranges, implemented in the total 220 k gates using 0.6 μm triple-metal CMOS technology, can operate at a 66 MHz clock rate, and therefore is capable of encoding H.263(4CIF), MPEG2(MP@ML), and other multimedia applications

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:45 ,  Issue: 4 )