By Topic

Order reduction of high-speed interconnect electrical models: The issue of passivity

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. C. Cangellaris ; Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA ; M. Celik

Rapid distributed circuit simulation is now being recognized as a critical component of next-generation computer-aided design frameworks to be used for performance evaluation and design of the information processing and communication systems of the 21st century. Apart from very simple systems, computer simulation of electromagnetic interactions in high-speed interconnects and packaging structures is hindered by the very large number of degrees of freedom involved in the discrete model. One potentially useful approach to overcoming this computational bottleneck is model order reduction, where parts of the electromagnetic model are replaced by models which are of substantially lower order, yet are capable of capturing the electromagnetic behaviour of the original subsystems with sufficient engineering accuracy. Reliable use of the generated reduced-order model in network-oriented simulators depends strongly on its passivity. This paper presents methodologies for the generation of passive reduced-order models of interconnect networks. Furthermore, it proposes a general set of constraints on the state representation of the discrete interconnect model for the reduced order model to be passive

Published in:

IC/Package Design Integration, 1998. Proceedings. 1998 IEEE Symposium on

Date of Conference:

2-3 Feb 1998