By Topic

A low-power CMOS nine-channel 40-MHz binary detection system with self-calibrated 500-μV offset

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Leme, C.A. ; Centre of Microsyst., Inst. Superior Tecnico, Lisbon, Portugal ; Silva, J. ; Rodrigo, P. ; da Franca, J.E.

For application in high-energy physics experiments, this paper describes the design of a nine-channel binary detection system featuring a fully differential 300-μW, 40-MHz comparator whose offset voltage is reduced to less than 500 μV by means of a digitally controlled calibration system. Besides the comparator, each channel also includes an input waveshaping high-pass filter for improved detection performance in the particle-radiated operating environment. To save area and power, this is realized by a passive switched-capacitor polyphase network with time-interleaved operation. Two prototype chips have been realized in a 1.2-μm CMOS technology. One chip includes nine filter-comparator channels that occupy 0.4 mm2 and at 40 MHz dissipate about 2.7 mW. The other chip contains the calibration system that generates all control signals for offset correction of the filter/comparator channels and occupies 1.4 mm2

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:33 ,  Issue: 4 )