By Topic

A PRML and EPRML spliced operation scheme designed to reduce power dissipation of read channel chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. Mita ; Data Storage & Retrieval Syst. Div., Hitachi Ltd., Kanagawa, Japan ; T. Takashi ; T. Nishiya ; H. Sawaguchi

In order to reduce the power dissipation and the circuit size for read channel chips, two techniques are proposed. One is based on the spliced operation of two different channel signaling methods such as PRML and EPRML. These two detectors are operated selectively in correspondence with the value of the reliability information extracted from the data series. The other is an extended method which applies the transformed trellis simplification technique to a RADIX4 detector. These are effective for implementing a high data transfer rate. We have confirmed that the total detector power dissipation including PRML, EPRML and additional circuits is reduced to less than half of the conventional EPRML power dissipation, while achieving twice the data transfer rate of the conventional EPRML

Published in:

IEEE Transactions on Magnetics  (Volume:34 ,  Issue: 1 )