By Topic

On coding and decoding for high-order partial response systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
M. Umemoto ; Central Res. Lab., Hitachi Ltd., Tokyo, Japan

High-data-rate signal processing for hard disk drives is discussed. A recording channel is equalized as a partial response (PR) (1+D)(1-D3), where D is a delay operator. Furthermore, 1/(1+D) pre-coding scheme is used, and the resulting response is given as (1-D3), which achieves three-bit interleaving. The working speed of each Viterbi detector in interleaving PR channels is reduced to one third of the original bit-frequency. The performance of the reduced two-state Viterbi detector in the interleaving PR channel is compared with the conventional two-state Viterbi detector of the PR4 system. As a result, the proposed system improves the signal-to-noise ratio by about 3.0 db compared with the baseline PR4 maximum system. Finally, it is shown that the Error Coding (ECC) scheme for the interleaving needs a reversed hierarchy of ECC and channel coding

Published in:

IEEE Transactions on Magnetics  (Volume:34 ,  Issue: 1 )