By Topic

A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wen-Jong Fang ; Dept. of Comput. Sci., Tsing Hua Univ., Hsinchu, Taiwan ; Wu, A.C.H.

In this short paper, we present a new integrated synthesis and partitioning approach for multiple-field programmable interconnect chips (FPICs) implementations from register-transfer (RT) netlists. Our approach bridges the gap between RTL/logic synthesis and physical partitioning by finely tuning logic implementations suited for multiple-FPGA systems. We propose a hierarchical functional structuring and partitioning method which fully exploits the design structural hierarchy by decomposing RTL components into sets of logic subfunctions. This allows the partitioner to place portions of components into FPGA partitions. Experimental results on a number of benchmarks and industrial designs show that our approach achieves significant improvement in FPGA configurable logic block (CLB) and I/O-pin utilizations compared to that produced using a traditional multiple-FPGA partitioning method

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:16 ,  Issue: 10 )