By Topic

Implementation of digital filters via VLSI array processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
B. G. Mertzios ; Sch. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; V. L. Syrmos

Describes the implementation of infinite impulse response (IIR) digital filters via VLSI array processors. The IIR digital filter is described by the general state-space model of a multiple-input, multiple-output discrete linear system. The implementation of the associated block parallel state-space model is also described. Finally, the implementation of a single-input, single-output time-varying digital filter is given. The throughput rate and the latency of all the above implementations are considered.<>

Published in:

IEE Proceedings G - Electronic Circuits and Systems  (Volume:135 ,  Issue: 2 )