By Topic

Block computation architectures for 2-D discrete wavelet transforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Limqueco, J.C. ; Center for Adv. Comput. Studies, Univ. of Southwestern Louisiana, Lafayette, LA, USA ; Bayoumi, M.A.

In this paper, we will introduce two coarse-grained architectures for the block computations of 2-D separable DWT. Parallel-sequential architecture shows an improvement in computational complexity by a factor of JK, where J is the octave requirement and K is the filter size, when compared to sequential architecture. The parallel-parallel architecture has a computational complexity of O(N). Both architectures are scalable for different filter sizes and octave levels

Published in:

Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on  (Volume:2 )

Date of Conference:

3-6 Aug 1997