By Topic

VLSI design for an adaptive equalizer using a residue number system architecture for magnetic channels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Inseop Lee ; Coordinated Sci. Lab., Illinois Univ., Urbana, IL, USA ; Jenkins, W.K.

This paper presents the design of an experimental ASIC for an all-digital adaptive equalizer for magnetic channels. The equalizer design, which is based on an RNS chip architecture, is presented at a system level, with particular attention to choices of word length, scaling, algorithm performance, and specifics of the RNS modules used to implement the LMS adaptive algorithm. It is believed that the short wordlength and high speed requirements of an adaptive equalizer in this particular application make it ideal for an efficient solution through RNS design techniques

Published in:

Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on  (Volume:2 )

Date of Conference:

3-6 Aug 1997