By Topic

24.7% Record Efficiency HIT Solar Cell on Thin Silicon Wafer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Mikio Taguchi ; Solar Bus. Unit, Sanyo Electr. Co., Ltd., Kobe, Japan ; Ayumu Yano ; Satoshi Tohoda ; Kenta Matsuyama
more authors

A new record conversion efficiency of 24.7% was attained at the research level by using a heterojunction with intrinsic thin-layer structure of practical size (101.8 cm2, total area) at a 98-μm thickness. This is a world height record for any crystalline silicon-based solar cell of practical size (100 cm2 and above). Since we announced our former record of 23.7%, we have continued to reduce recombination losses at the hetero interface between a-Si and c-Si along with cutting down resistive losses by improving the silver paste with lower resistivity and optimization of the thicknesses in a-Si layers. Using a new technology that enables the formation of a-Si layer of even higher quality on the c-Si substrate, while limiting damage to the surface of the substrate, the Voc has been improved from 0.745 to 0.750 V. We also succeeded in improving the fill factor from 0.809 to 0.832.

Published in:

IEEE Journal of Photovoltaics  (Volume:4 ,  Issue: 1 )