By Topic

On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
M. Aberbour ; Univ. Pierre et Marie Curie, Paris, France ; A. Houelle ; H. Mehrez ; N. Vaucher
more authors

In this paper, we investigate the design of macrocell generators of division and square root floating-point operators. The number representation used in our operators is the IEEE-754-1985 standard for binary floating-point numbers. The design and implementation of the generators rely on a powerful multi-view macroblock generator tool called GenOptim. This computer-aided design (CAD) tool is able to output a set of different descriptions for several VLSI technologies as well as field programmable gate arrays (FPGAs). The division and square root operators described in this paper use the signed-binary-digit representation. We start first by describing the operators for the significand, then we investigate the IEEE floating-point operators. Throughout this paper, and wherever appropriate, we present the implementation results using the GenOptim environment.

Published in:

IEEE Transactions on Very Large Scale Integration (VLSI) Systems  (Volume:6 ,  Issue: 1 )