By Topic

Reliability study on polycrystalline silicon thin film resistors used in LSIs under thermal and electrical stress

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
H. Akimori ; Hitachi Ltd., Tokyo, Japan ; N. Owada ; T. Taneoka ; H. Uda

A general expression for the sheet resistivity increase of polycrystalline silicon (poly-Si) resistors formed on field oxide under thermal and electrical stress is determined. The increase ratio of the resistivity under thermal stress is proportional to its initial value and square root of aging time with the activation energy of 0.68+or-0.22 eV. The increase ratio of the resistivity under constant DC current is also proportional to the square root of testing time, indicating that this increase is due to the effect of the above-mentioned thermal stress. Carrier trapping center generation is the poly-Si film caused by contact metallization is proposed for this phenomenon.<>

Published in:

28th Annual Proceedings on Reliability Physics Symposium

Date of Conference:

27-29 March 1990