By Topic

A case study of Compaq's simulation environment migration to Windows NT

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Stresau, W.R. ; Compaq Comput. Corp., Houston, TX, USA

Providing a Windows NT design environment is possible now that electronic design automation (EDA) applications are available on Windows NT, and Intel-based systems are available that provide the needed configurations and performance to run Verilog regressions. This paper describes the approach Compaq took to implement a Windows NT compute farm for running batch Verilog regressions. During a six-month period, approximately 225,000 EDA jobs ran in a UNIX compute farm at Compaq. Fifty percent of these jobs are Verilog regressions. By deploying a Windows NT compute farm for running Verilog regressions, Compaq can provide increased complete capacity for a heavily used application. The topics covered in this paper include the migration strategy used at Compaq and the results achieved to date. Also, information is provided about Compaq's current design environment that provides the framework for understanding the direction taken during the migration. This case study provides a methodology for other organizations to follow in their transition to a Windows NT design environment

Published in:

Verilog HDL Conference and VHDL International Users Forum, 1998. IVC/VIUF. Proceedings., 1998 International

Date of Conference:

16-19 Mar 1998