By Topic

Guest editorial - Design methodologies for nanoelectronic digital and analogue circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kundu, S. ; Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA ; Mohanty, S.P. ; Ranganathan, N.

Mobile computing systems, multimedia content players and medical electronics are some of the applications that are driving strong growth in VLSI technology. Although the nanoscale CMOS Field Effect Transistor (FET) is going strong with room for further scaling, other nanoelectronics technologies like Multigate FET, Graphene FET, Tunnel FET, are being researched widely as possible successors. Though the key issues in design such as managing power consumption, leakage, thermal effects, process variation, reliability and security remain the same, newer technologies provide additional levers to address those problems. However, integrating new solutions with current methodologies, whereas producing robust and efficient chips with both high-design productivity and manufacturing yield remains a challenge. With this context in mind, the Special Issue on 'esign Methodologies for Nanoelectronic Digital and Analog Circuits' has been brought to serve VLSI researchers and design engineers.

Published in:

Circuits, Devices & Systems, IET  (Volume:7 ,  Issue: 5 )