Cart (Loading....) | Create Account
Close category search window
 

An FPGA-based implementation and simulation of the AAL type 2 receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tommiska, Matti ; Laboratory of Signal Processing and Computer Technology, Helsinki University of Technology (HUT), Finland ; Loukola, Mika ; Koskivirta, Tero

This paper describes a hardware implementation of an ATM Adaptation Layer (AAL) type 2 receiver. The simulation performance of the developed prototype is measured with real AAL type 2 encoded material and compared to two software-based AAL type 2 receiver implementations. The advantages and disadvantages of hardware-based and software-based simulation approaches in product development and prototyping are discussed. It is concluded that simulating a communication block directly in hardware both speeds up the simulations and decreases the development time.

Published in:

Communications and Networks, Journal of  (Volume:1 ,  Issue: 1 )

Date of Publication:

March 1999

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.