Cart (Loading....) | Create Account
Close category search window

Design and operation of data switching circuits for a superconductive three-node parallel processor interconnection system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yorozu, S. ; Fundamental Res. Labs., NEC Corp., Ibaraki, Japan ; Tahara, S.

We have proposed a superconductive packet switching interconnection circuit for a three-node parallel processor system. At each node, the processor unit communicates with the others through a ring interface circuit (called RIF circuit). In this paper, we report the design of the switching protocols of the RIF circuit and the result of an operation experiment on each protocol. The protocols operate successfully at 20 kHz. Additionally, the functions of checking validity and setting validity of the packet operate successfully at over 1 GHz.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:7 ,  Issue: 4 )

Date of Publication:

Dec. 1997

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.