Cart (Loading....) | Create Account
Close category search window

Matching analysis of deposition defined 50-nm MOSFET's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Horstmann, J.T. ; Fac. of Electr. Eng., Dortmund Univ., Germany ; Hilleringmann, U. ; Goser, K.F.

NMOS- and PMOS-transistors with geometries down to 50 nm are fabricated by conventional optical lithography using a deposition- and etchback technique for masking the polysilicon layer. The significant process steps, especially the specific gate definition process and the doping of the source/drain-extensions, are explained. These transistors are then characterized and proceedings to increase their performance are suggested. The local and global matching of sub-100-nm transistors is analyzed by a large number of measurements and compared to typical literature values and simulations. The law of area (σVT∝1/√(W·L)) is confirmed for device dimensions from W/L=10 μm/1 μm down to W/L=1 μm/50 nm. Based on this law of area, considerations to reduce the threshold voltage scattering for sub-100-nm transistors will be suggested

Published in:

Electron Devices, IEEE Transactions on  (Volume:45 ,  Issue: 1 )

Date of Publication:

Jan 1998

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.