By Topic

Process, Voltage and Temperature Compensation Technique for Cascode Modulated PAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Daniel Sira ; Department of Electronic Systems, Technology Platforms Section, Aalborg University, Denmark ; Torben Larsen

This paper presents a process, voltage and temperature (PVT) compensation method for a cascode modulated polar power amplifier (PA). It is shown that it is possible to create a baseband replica circuit of the PA that has the same AM-AM nonlinearity as the PA itself. The replica circuit, that represents a transistor level model (empirical model) of the cascode modulated PA, is utilized in a PA analog predistorter. The analog predistorter linearizes and compensates for PVT variation of the cascode modulated PA. The empirical model is placed in the negative feedback of an operational transconductance amplifier. The predistorted varying envelope signal is applied to the cascode gate of the PA. It is shown that the proposed PVT compensation technique significantly reduces the PVT spread of the PA linearity indicators and improves the PA linearity. Simulations were performed in a 0.13 μm CMOS process.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:60 ,  Issue: 9 )