Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

On-line and off-line testing with shared resources: a new BIST approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xiaoling Sun ; Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, Alta., Canada ; Serra, M.

We present a new design and test solution for built-in self-test (BIST), supporting on-line and off-line testing techniques, sharing hardware resources. For off-line testing, a standard signature analysis method is applied, with its high fault coverage, low hardware overhead, and seamless integration in a scan-based architecture. For on-line testing, a good fault coverage is achieved by employing appropriate cyclic codes. The hardware for the BIST implements the two modes with very low overhead compared to existing techniques by sharing physical resources. The sharing is achieved by exploiting the concatenation features of linear feedback shift register or linear cellular automata registers. The method is applicable to general circuitry. A template for this new design and test technique is presented, together with case studies

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:16 ,  Issue: 9 )