By Topic

Frequency locked loop architecture for phase noise reduction in wideband low-noise microwave oscillators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Ávila-Ruiz, J.M. ; Dept. de Ing. de Comun., Univ. de Malaga, Malaga, Spain ; Moreno-Pozas, L. ; Durán-Valdeiglesias, E. ; Moscoso-Mártir, A.
more authors

A frequency locked loop (FLL) for phase noise reduction of wideband voltage controlled oscillators is proposed. The key building block of the system is a low noise (-160 dBV/Hz) and high sensitivity (22 V/GHz) delay line frequency discriminator with 5-8 GHz coverage, which makes use of a high performance multilayer hybrid. The authors derive closed-form, universal design equations for the maximum noise reduction and stability of the FLL circuitry. Application of the proposed technique to a state-of-the-art voltage controlled oscillator operating in the 5-8 GHz band yields a phase noise reduction of 8-10 dB at 100 kHz and 5 dB at 1 MHz off the carrier, which shows the results are in good agreement with the simulated results; so phase noise better than -107 dBc/Hz at 100 kHz and better than -123.5 dBc/Hz at 1 MHz is obtained.

Published in:

Microwaves, Antennas & Propagation, IET  (Volume:7 ,  Issue: 11 )