By Topic

Impact of Oxide Thickness on Gate Capacitance—A Comprehensive Analysis on MOSFET, Nanowire FET, and CNTFET Devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sinha, S.K. ; Dept. of Electr. Eng., Nat. Inst. of Technol., Silchar, India ; Chaudhury, S.

Carbon nanotube-based FET devices are getting more and more importance today because of their high channel mobility and improved gate capacitance against gate voltage. This paper compares and analyzes the effect of variation of oxide thickness on gate capacitance for single gate MOSFET, double gate MOSFET, silicon nanowire FET, and CNTFET devices through an exhaustive simulation. It is seen that in nanometer regime quantum capacitance is the deciding factor in calculating the gate capacitance of a FET device. CNTFET and silicon nanowire FET have a favorable characteristics of decreasing gate capacitance with the decrease in oxide thickness in deep nanometer regime, which is not possible to get in a single gate or a double gate MOSFET. This decrease in gate capacitance is observed at a gate voltage of 0.5 V and above which leads to reduced propagation delay and lower leakage compared to MOSFET devices.

Published in:

Nanotechnology, IEEE Transactions on  (Volume:12 ,  Issue: 6 )