Cart (Loading....) | Create Account
Close category search window
 

Signal and power integrity analysis of a 256-GB/s double-sided IC package with a memory controller and 3D stacked DRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Beyene, W. ; Rambus Inc., Sunnyvale, CA, USA ; Hai Lan ; Best, S. ; Secker, D.
more authors

This paper presents signal and power integrity analysis of a double-sided flip-chip package. A memory controller is attached on one side of the organic substrate, and 3D-stacked, disaggregated memory chips, integrated with through silicon vias (TSVs), are connected on the opposite side. The signaling path of this 3D memory system consists of a short channel consisting of wafer-level redistribution layer (RDL) traces and small TSV vias. The signal integrity is not a source of concern for this extremely short channel; power integrity, however, poses significant challenges and consequently can limit the achievable data rate of this system. The double-sided flip-chip packaging p resents unique challenges in the design of l o w-impedance the power delivery network (PDN) and circuit design with low-sensitivity to power supply noises. All physical layers are code sign to optimize the integrated 3D package within electrical and manufacturing constraints in conjunction with robust circuit design that meets the power constraint. The detailed signal integrity analysis is presented to design robust link with low-swing signals and power integrity analysis to optimize the PDN designs to meet the PDN impedance targets.

Published in:

Electronic Components and Technology Conference (ECTC), 2013 IEEE 63rd

Date of Conference:

28-31 May 2013

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.