By Topic

Analysis of dc-link capacitor current in three-level neutral point clamped and cascaded H-bridge inverters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Orfanoudakis, G.I. ; Electro-Mechanical Research Group, Faculty of Engineering and the Environment, University of Southampton SO17 1BJ, UK ; Yuratich, M.A. ; Sharkh, S.M.

Dc-link capacitor sizing is a critical aspect of inverter design. This study investigates capacitor sizing for three-level neutral-point-clamped and cascaded H-bridge inverters, based on an analysis of dc-link capacitor current. Methods used to derive expressions for the root-mean-square (rms) value and harmonic spectrum of the capacitor current in two-level inverters, are extended to the three-level inverters. A new numerical approach is also proposed for calculating the capacitor rms current and voltage ripple. MATLAB code is given for the proposed approach, which can be easily adapted to different modulation strategies and applied to higher-level inverters. Capacitor sizing parameters derived according to this approach are presented for a number of common modulation strategies and are used to compare the requirements of the examined three-level topologies. Results are validated by simulations using MATLAB-Simulink.

Published in:

Power Electronics, IET  (Volume:6 ,  Issue: 7 )