By Topic

Methodology of elementary negative group delay active topologies identification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ravelo, B. ; Grad. Sch. of Eng. ESIGELEC, IRSEEM, St. Etienne du Rouvray, France

This work introduces a fundamental methodology enabling to identify the elementary negative group delay (NGD) topologies using transistors. These circuits are particularly beneficial compared to the other existing NGD topologies, with its flexibility to operate in ultra wideband (UWB), to compensate losses and potentially integrable. The basic families of NGD topologies obtained from the association of passive and active four-port networks are presented. The NGD existence condition is given. Based on this condition, the simplest NGD active cells are identified. After the analysis of passive networks formed by R, L and C components, first-order transfer functions of innovative elementary NGD cells are established. Then, similar to the classical circuits as the filters and amplifiers, synthesis relations for the design of integrable NGD topology with no self-element are introduced. To illustrate the relevance of the theoretic concept, a proof of concept was proposed. Finally, discussions on the applications of NGD circuits are offered in the conclusion.

Published in:

Circuits, Devices & Systems, IET  (Volume:7 ,  Issue: 3 )