By Topic

Analytical model for energy recovery circuit of plasma display panel data driver integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Guohuan Hua ; Nat. ASIC Syst. Eng. Res. Center, Southeast Univ., Nanjing, China ; Weifeng Sun ; Xiaoying He ; Shen Xu
more authors

An analytical model is proposed to analyse the energy recovery circuit (ERC) efficiency of plasma display panel (PDP) data driver integrated circuit (IC). The experimental measurements agree with the analysis results very well. The analysis results show that the ERC efficiency of PDP data driver IC is influenced by three factors: the value of charge time TERC, the channel resistor Ron and the capacitance of CL. The range of TERC is restricted in actual PDP system. CL is determined by physical parameters of PDP panel, and its value is nearly changeless. Therefore the ERC efficiency of PDP data driver IC can be improved significantly by using superior DPLD (double-channel p-type lateral extended drain metal oxidesemi conductor) transistor that has smaller Ron.

Published in:

Circuits, Devices & Systems, IET  (Volume:7 ,  Issue: 2 )