Close category search window
 

Self-test: the solution to the VLSI test problem?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Totton, K. ; British Telecom Res. Labs., Ipswich, UK ; Shaw, S.

Built-in self-test (BIST) is emerging as an important option for testing VLSI application-specific integrated circuits (ASICs). The advantages of BIST are reviewed in relation to the particular test requirements imposed by ASICs. A suite of programs are described that facilitate the incorporation of BIST into ASIC designs. The programs comprise a high-level planning tool, operating from functional descriptions of the circuit. A set of programs is also described that enables the evaluation of the fault coverage achieved when circuits are tested using pseudo-random patterns, and also aid the placement of additional test hardware to improve the level of fault coverage.

Published in:
Computers and Digital Techniques, IEE Proceedings E  (Volume:135 ,  Issue: 4 )

Date of Publication: 7-11 Sep 1987

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.