By Topic

The use of error correcting codes for nanoelectronic systems: Overview and future prospects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hoe, D.H.K. ; Dept. of Electr. Eng., Univ. of Texas at Tyler, Tyler, TX, USA

As CMOS devices scale to the very deep submicron (VDSM) regime they become more susceptible to transient faults such as memory bit flips due to alpha particles as well as permanent faults due to manufacturing issues. As the transition is made to emerging nanotechnologies, such as carbon nanotube transistors, the reliability of the electronic components will increasingly become a critical concern. One important solution is to borrow an idea from communication theory and use error correcting codes to improve performance. The interconnect or logic circuitry are analogous to a noisy communication channel. The use of error correcting codes (ECCs) has the potential to improve the computational capacity of the nanoscale circuitry and wires. This paper will survey the field of proposed solutions for use of ECCs in the area of interconnect and logic circuits. Discussion of the current state-of-the-art approaches is provided and some suggestions for future work for making ECCs a viable method of improving the performance of nanoelectronic systems is given.

Published in:

System Theory (SSST), 2013 45th Southeastern Symposium on

Date of Conference:

11-11 March 2013