Referenced Items are not available for this document.
Several interesting superscalar and VLIW (very large instruction word) processors have hit the market. These processors exploit so-called instruction level parallelism (ILP); each cycle multiple operations are executed. This paper analyzes the data path complexity of ILP processors, in particular of VLIWs. It demonstrates that their complexity gets out of control when scaling to very high performance. Several methods are researched for reducing this complexity. Essentially these methods trade hardware for software complexity, i.e., performing as much as possible at compile time. This results in a new architectural approach called transport triggering. Its concept and characteristics are outlined. The application of this concept results in a number of hardware advantages, and introduces several new scheduling optimizations
Published in:
Algorithms and Architectures for Parallel Processing, 1997. ICAPP 97., 1997 3rd International Conference on
Date of Conference: 10-12 Dec 1997
- Page(s):
- 141 - 154
- Meeting Date :
- 10 Dec 1997-12 Dec 1997
- Print ISBN:
- 0-7803-4229-1
- INSPEC Accession Number:
- 5842309
- Conference Location :
- Melbourne, Vic.
- Digital Object Identifier :
- 10.1109/ICAPP.1997.651486
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
