By Topic

A Ring Oscillator With Calibration Circuit for On-Chip Measurement of Static IR-drop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shinichi Nishizawa ; Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto, Japan ; Hidetoshi Onodera

Resource estimation of a power distribution network (PDN) is a critical issue for the resource management of LSIs. To evaluate the impact of PDN parameters to the quality of power delivery, an accurate PDN simulation model is necessary. To reflect the real silicon's behavior to PDN simulation models, we propose a test structure that consists of an array of Ring Oscillators (ROs) with calibration circuits for static IR-drop measurement. The calibration circuit is used for the estimation of the RO frequency without any IR-drops so that we can estimate the absolute value of the IR-drop under circuit operation. A test chip which includes 540 ROs and 270 calibration circuits is fabricated in a 65 nm process. The maximum discrepancy between the measurement and simulation values is 0.18% in standby mode, and 0.76% for additional current loading mode.

Published in:

IEEE Transactions on Semiconductor Manufacturing  (Volume:26 ,  Issue: 3 )