Skip to Main Content
Two systolic arrays for the VLSI implementation of the decimation and interpolating structures advanced by Valenzuela and Constantinides are presented. Each of the resultant arrays consists of basic cells characterised by nearest neighbour interconnections and high throughput rate.
Computers and Digital Techniques, IEE Proceedings E (Volume:135 , Issue: 1 )
Date of Publication: Jan 1988