By Topic

Thermal characterization of chip packages-evolutionary development of compact models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Bar-Cohen ; Dept. of Mech. Eng., Minnesota Univ., Minneapolis, MN, USA ; W. B. Krueger

The expanded Rjc methodology, first proposed in 1989, makes it possible to extend the use of this common figure-of-merit to chip packages with nonisothermal cases. This proposal spurred considerable debate and contributed to renewed efforts to provide “compact” thermal models of single chip packages, for preliminary design, as well as for detailed numerical simulation of populated printed circuit boards. This presentation offers a review of the development of this modified Rjc methodology and its efficacy in replicating the chip, or junction, temperature predicted by detailed numerical simulation

Published in:

IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A  (Volume:20 ,  Issue: 4 )