By Topic

A Power Efficient and Compact Optical Interconnect for Network-on-Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Zheng Chen ; State Key Laboratory of Integrated Service Networks, China ; Huaxi Gu ; Yintang Yang ; Luying Bai
more authors

Optical interconnect is a promising alternative to substitute the electrical interconnect for intra-chip communications. The topology of optical Network-on-Chip (ONoC) has a great impact on the network performance. However, the size of ONoC is limited by the power consumption and crosstalk noise, which are mainly resulted from the waveguide crossings in the topology. In this paper, a diagonal Mesh topology (DMesh) is proposed to relieve the limitation of scalability by reducing the number of waveguide crossing, which is only 20% that of Mesh. In addition, the number of optical routers in DMesh is less than half of that in Mesh-based ONoC. Due to its compact architecture and favorable scalability, DMesh topology is suitable for large-scale ONoC design.

Published in:

IEEE Computer Architecture Letters  (Volume:13 ,  Issue: 1 )