By Topic

ASIC Clock Tree Estimation in Design Planning

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ang Boon Chong ; Design Service, PMC-Sierra, Bayan Baru, Malaysia

In the early ASIC design planning phase, clock tree estimation always based on best guess of the ASIC planner. The critical elements such as power, latency and uncommon buffer in synthesized clock network will affect the performance as well as power definition of ASIC full chip specifications. The intend of this paper is to understand the relationship in terms of clock network latency, clock skew, and clock network power with respect to registers count, floor planning aspect ratio, design utilization and clock tree synthesis constraint. Hopefully the finding will benefit the ASIC planner in reducing the power and timing specification guard band due to the clock network.

Published in:

2013 4th International Conference on Intelligent Systems, Modelling and Simulation

Date of Conference:

29-31 Jan. 2013