By Topic

Low-Power Reconfigurable Processor Utilizing Variable Dual V_{\rm DD}

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jianfeng Zhu ; Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China ; Leibo Liu ; Shouyi Yin ; Shaojun Wei

The dual-VDD technique has already been employed in reconfigurable processors to improve energy efficiency. In this brief, a variable dual-VDD method is proposed to reduce power consumption further through varying the level of the lower VDD (VDDL) according to the application on a processor. It finds out the optimum VDDL mainly based on the utilization times of all arithmetic logic unit operations by this application. In this estimation, the analysis of technology and architecture is highly required as well. Static timing analysis and power analysis were performed on the RPU, a reconfigurable processor designed in 65-nm CMOS technology. It is estimated that the proposed method can reduce the power of its reconfigurable array by 32% on average for the applications of GPS, MPEG2, H.264, and audio video coding standard (AVS). If VDDL is fixed at 0.6-0.75 V, the power reduction rate of the reconfigurable array will be 15% less on average. The area penalty of this method is less than 3%.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:60 ,  Issue: 4 )