By Topic

Implementation of ATM OAM functions for the integrated service access network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sang-Ho Lee ; Broadband Commun. Dept., Electron. & Telecommun. Res. Inst., Taejeon, South Korea

As the various types of application services are increased in the ATM (Asynchronous Transfer Mode) network, it becomes very important requirement for ATM network equipment to provide for higher transfer rate and to detect the network failure or the service degradation. In order to meet these requirements we develop a monolithic single chip device which can handle VP/VCI address translation, cell appending, counting, and OAM (Operation and Management) processing for 65,536 VCs (virtual circuits) in real time. This paper describes architectural design of a 622 Mbps ATM Layer ASIC (Application Specific Integrated Circuit) under development. This ASIC is applicable to develop the network equipment in B-ISDN. This supports both NNI (Network-Network Interface) and UNI (User Network Interface) and has ITU-TS based F4 or F5 level OAM functions processing in real time. Also this chip can measure QOS (Quality Of Service) and network parameters related to such OAM functions

Published in:

Information Networking, 1998. (ICOIN-12) Proceedings., Twelfth International Conference on

Date of Conference:

21-23 Jan 1998