By Topic

Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Halim, I.S.A. ; Fac. of Electr. Eng., Univ. Teknol. MARA, Shah Alam, Malaysia ; Hassan, S.L.M. ; Akbar, N.D.B.M. ; Rahim, A.A.A.

This paper describes a comparative study of comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC to obtain a high speed ADC. In this paper, the conventional comparator is replaced with an open loop comparator and the non-ROM type encoder is used as the alternative for the conventional encoder. It is implemented using 0.18μm CMOS technology. Generally, the Silvaco Electronic Design Automation (EDA) tools is used for drawing the schematics, do the simulations and designing the layout of the proposed Flash ADC. The simulation results include 1.8V analog input range and 24.2662 mW of power dissipation at maximum sampling frequency of 500MHz with the lowest propagation delay time of 539.61ps.

Published in:

Computer Applications and Industrial Electronics (ISCAIE), 2012 IEEE Symposium on

Date of Conference:

3-4 Dec. 2012